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Abstract. The latches are simple circuits with feedback from the digital
electrical engineering. We have included in our work the C element of Muller,
the RS latch, the clocked RS latch, the D latch and also circuits containing two
interconnected latches: the edge triggered RS flip-flop, the D flip-flop, the JK
flip-flop, the T flip-flop. The purpose of this study is to model with equations
the previous circuits, considered to be ideal, i.e. non-inertial. The technique
of analysis is the pseudoboolean differential calculus.
Keywords: latch, flip-flop, pseudo-boolean equations.
1 Latches, the general equation
B = {0, 1} is the Boole algebra with two elements. The (normal) signals are
by definition the functions x : R −→ B of the form
x(t) = x(τ 0 − 0) · ϕ(−∞,τ0)(t)⊕ x(τ 0) · ϕ[τ0,τ1)(t)⊕ x(τ 1) · ϕ[τ1,τ2)(t)⊕ ...
where R is the time set, ϕ() : R → B is the characteristic function and
0 ≤ τ 0 < τ 1 < τ 2 < ... is an unbounded sequence. The equations of the
(ideal) latches consist in the next system
x(t− 0) · x(t) = x(t− 0) · u(t)
x(t− 0) · x(t) = x(t− 0) · v(t)
u(t) · v(t) = 0
(1.1)
where u, v, x are signals and x is the unknown. The last equation of the
system is called the admissibility condition (of the inputs). In order to solve
the system (1.1) we associate to the functions u, v the next sets U2k, V2k+1
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and respectively numbers tk:
U0 = {t|u(t− 0) · u(t) = 1}, t0 = minU0
V1 = {t|v(t− 0) · v(t) = 1, t > t0}, t1 = minV1
U2 = {t|u(t− 0) · u(t) = 1, t > t1}, t2 = minU2
V3 = {t|v(t− 0) · v(t) = 1, t > t2}, t3 = minV3
...
and the next inclusions, respectively inequalities are true:
U0 ⊃ U2 ⊃ U4 ⊃ ... V1 ⊃ V3 ⊃ V5 ⊃ ...
0 ≤ t0 < t1 < t2 < ...
For each of U2k (V2k+1) we have the possibilities:
- it is empty. Then t2k (t2k+1) is undefined and all U2k, V2k+1, tk of higher
rank are undefined
- it is non-empty, finite or infinite. t2k (t2k+1) is defined
If U2k (V2k+1) are defined for all k ∈ N, then the sequence (tk) is un-
bounded.
A similar discussion is related with the sets V ′2k, U
′
2k+1 and respectively
numbers t′k :
V ′0 = {t|v(t− 0) · v(t) = 1}, t′0 = minV ′0
U ′1 = {t|u(t− 0) · u(t) = 1, t > t′0}, t′1 = minU ′1
V ′2 = {t|v(t− 0) · v(t) = 1, t > t′1}, t′2 = minV ′2
U ′3 = {t|u(t− 0) · u(t) = 1, t > t′2}, t′3 = minU ′3
...
For solving the system (1.1) we observe that the unbounded sequence 0 ≤
t”0 < t
”
1 < t
”
2 < ... exists with the property that u, v, x are constant in each of
the intervals (−∞, t”0), [t”0, t”1), [t”1, t”2), ... where the first two equations of (1.1)
take one of the forms {
x(t− 0) · x(t) = x(t− 0)
x(t− 0) · x(t) = 0 (1.2){
x(t− 0) · x(t) = 0
x(t− 0) · x(t) = x(t− 0) (1.3){
x(t− 0) · x(t) = 0
x(t− 0) · x(t) = 0 (1.4)
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as u(t), v(t) are equal with 1, 0; 0, 1; 0, 0 in those intervals. The solutions were
written in the next table
eq (1.2)
u(t) = 1, v(t) = 0
eq (1.3)
u(t) = 0, v(t) = 1
eq (1.4)
u(t) = v(t) = 0
t ∈ (−∞, t”0) x(t) = 1 x(t) = 0 x(t) = 0x(t) = 1
t ∈ [t”k, t”k+1) x(t) = 1 x(t) = 0 x(t) = x(t”k − 0)
Table 1
Theorem Equation (1.1) is equivalent with the equation
x(t) · u(t) · v(t) ∪ x(t) · u(t) · v(t)∪ (1.5)
∪(x(t− 0) · x(t) ∪ x(t− 0) · x(t)) · u(t) · v(t) = 1
Proof The proof is elementary and it is omitted.
Equation (1.5) contains three exclusive possibilities: x(t) · u(t) · v(t) = 1,
x(t) ·u(t) ·v(t) = 1, respectively (x(t− 0) ·x(t)∪x(t−0) ·x(t)) ·u(t) ·v(t) = 1
equivalent with (1.2), (1.3), (1.4).
We solve the system (1.1).
Case a) u(0− 0) = 0, v(0− 0) = 0
x(0− 0) = 0 and x(0− 0) = 1 are both possible. In order to make a dis-
tinction between the two solutions of (1.1) corresponding to the initial value
0, respectively to the initial value 1 we shall note them with x, respectively
with x′.
a.i) x(0− 0) = 0
a.i.1) U0 = ∅
the solution of (1.1) is x(t) = 0
a.i.2) U0 6= ∅
and ∃ε > 0, x(t) = ϕ[t0,∞)(t) for t < t0 + ε. This fact results by solving
(1.4) for t < t0 and then (1.2) followed perhaps by a finite sequence of (1.4),
(1.2), (1.4),. . . in some interval [t0, t0 + ε). Furthermore
a.i.2.1) V1 = ∅
the solution of (1.1) is x(t) = ϕ[t0,∞)(t).
a.i.2.2) V1 6= ∅
and ∃ε > 0, x(t) = ϕ[t0,t1)(t) for t < t1 + ε. In some interval [t1, t1 + ε),
we solved (1.3) followed perhaps by a finite sequence of (1.4), (1.3), (1.4),. . .
a.i.2.2.1) U2 = ∅
the solution of (1.1) is x(t) = ϕ[t0,t1)(t)
a.i.2.2.2) U2 6= ∅
and ∃ε > 0, x(t) = ϕ[t0,t1)(t)⊕ ϕ[t2,∞)(t) for t < t2 + ε.
a.i.2.2.2.1) V3 = ∅
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Figure 1: Case a), t0 < t
′
0
the solution of (1.1) is x(t) = ϕ[t0,t1)(t)⊕ ϕ[t2,∞)(t)
a.i.2.2.2.2) V3 6= ∅
...
a.ii) x′(0− 0) = 1
a.ii.1) V ′0 = ∅
the solution of (1.1) is x′(t) = 1
a.ii.2) V ′0 6= ∅
∃ε > 0, x′(t) = ϕ(−∞,t′0)(t) for all t < t′0 + ε
a.ii.2.1) U ′1 = ∅
the solution of (1.1) is x′(t) = ϕ(−∞,t′0)(t)
a.ii.2.2) U ′1 6= ∅
∃ε > 0, x′(t) = ϕ(−∞,t′0)(t)⊕ ϕ[t′1,∞)(t) for all t < t′1 + ε
...
We have drawn in Figures 1 and 2 the solutions x, x′ corresponding to
Case a) in the situation when t0 < t
′
0, respectively when t0 > t
′
0 (the equality
t0 = t
′
0 is impossible, because it implies u(t0) = v(t
′
0) = 1, contradiction
with (1.1)). We observe the fact that x|[t0,∞) = x
′
|[t0,∞), respectively x|[t′0,∞) =
x′|[t′0,∞) thus after the first common value of the (distinct) solutions x, x
′ they
coincide.
Case b) u(0− 0) = 1, v(0− 0) = 0
the only possibility is x(0− 0) = 1
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Figure 2: Case a), t0 > t
′
0
b.1) V ′0 = ∅
the solution of (1.1) is x(t) = 1
b.2) V ′0 6= ∅
∃ε > 0, x(t) = ϕ(−∞,t′0)(t) for all t < t′0 + ε
...
Case c) u(0− 0) = 0, v(0− 0) = 1
the only possibility is x(0− 0) = 0
c.1) U0 = ∅
the solution of (1.1) is x(t) = 0
c.2) U0 6= ∅
∃ε > 0, x(t) = ϕ[t0,∞)(t) for t < t0 + ε
...
We have proved the next
Theorem If u(t) = v(t) = 0, the system (1.1) has two solutions x(t) = 0
and x(t) = 1. If u(0−0) = v(0−0) = 0 but ∃t > 0, u(t)∪v(t) = 1, then (1.1)
has two distinct solutions corresponding to x(0 − 0) = 0 and x(0 − 0) = 1,
that become equal at the first time instant t > 0 when u(t) ∪ v(t) = 1. And
if u(0− 0) ∪ v(0− 0) = 1, then the solution is unique.
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Figure 3: The C element of Muller
Figure 4: The symbol of the C element of Muller
2 C element
We call the equations of the C element of Muller any of the next equivalent
statements: {
x(t− 0) · x(t) = x(t− 0) · u(t) · v(t)
x(t− 0) · x(t) = x(t− 0) · u(t) · v(t) (2.1)
and respectively
x(t) · u(t) · v(t) ∪ x(t) · u(t) · v(t)∪ (2.2)
∪ (x(t− 0) · x(t) ∪ x(t− 0) · x(t)) · (u(t) · v(t) ∪ u(t) · v(t)) = 1
where u, v, x are signals, the first two called inputs and the last – state.
Equations (2.1), (2.2) are the equations of a latch (1.1), (1.5) where u(t) is
replaced by u(t) · v(t) and v(t) is replaced by u(t) · v(t). It is observed the
satisfaction of the admissibility condition of the inputs. The analysis of (2.2)
is obvious: x(t) is 1 if u(t) = v(t) = 1, x(t) is 0 if u(t) = v(t) = 0 and
6
Figure 5: The RS latch circuit
x(t) = x(t− 0), x(t) keeps its previous value otherwise. The general form
of equations (2.1), (2.2) for m inputs u1, ..., um is{
x(t− 0) · x(t) = x(t− 0) · u1(t) · ... · um(t)
x(t− 0) · x(t) = x(t− 0) · u1(t) · ... · um(t)
x(t) · u1(t) · ... · um(t) ∪ x(t) · u1(t) · ... · um(t)∪
∪ (x(t− 0) · x(t) ∪ x(t− 0) · x(t)) · u1(t) · ... · um(t) · (u1(t) ∪ ... ∪ um(t)) = 1
3 RS latch
The equations of the RS latch are given by
Q(t− 0) ·Q(t) = Q(t− 0) · S(t)
Q(t− 0) ·Q(t) = Q(t− 0) ·R(t)
R(t) · S(t) = 0
(3.1)
and equivalently by
Q(t) ·R(t) · S(t) ∪Q(t) ·R(t) · S(t)∪ (3.2)
∪(Q(t− 0) ·Q(t) ∪Q(t− 0) ·Q(t)) ·R(t) · S(t) = 1
In (3.1), (3.2) R, S,Q are signals. R, S are called inputs: the reset input and
the set input and Q is the state, the unknown relative to which the equations
are solved. These equations coincide with (1.1) and (1.5) but the notations
are different and traditional. We conclude the things that were discussed
in section 1 by the next statements related with equation (3.2). At the RS
latch, Q(t) = 1 if R(t) = 0, S(t) = 1; Q(t) = 0 if R(t) = 1, S(t) = 0; and
Q(t) = Q(t− 0), Q keeps its previous value if R(t) = 0, S(t) = 0.
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Figure 6: The symbol of the RS latch
Figure 7: The clocked RS latch circuit
4 Clocked RS latch
The equivalent statements
Q(t− 0) ·Q(t) = Q(t− 0) · S(t) · C(t)
Q(t− 0) ·Q(t) = Q(t− 0) ·R(t) · C(t)
R(t) · S(t) · C(t) = 0
(4.1)
and
C(t) · (Q(t) ·R(t) · S(t) ∪Q(t) ·R(t) · S(t)∪
∪ (Q(t− 0) ·Q(t) ∪Q(t− 0) ·Q(t)) ·R(t) · S(t))∪ (4.2)
∪C(t) · (Q(t− 0) ·Q(t) ∪Q(t− 0) ·Q(t)) = 1
are called the equations of the clocked RS latch. R, S,C,Q are signals:. the
reset, the set and the clock input, respectively the state. The equations (4.1),
(4.2) result from (1.1) and (1.5) where u(t) = S(t) · C(t), v(t) = R(t) · C(t).
The clocked RS latch behaves like an RS latch when C(t) = 1 and keeps the
state constant Q(t) = Q(t− 0) when C(t) = 0.
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Figure 8: The symbol of the clocked RS latch
Figure 9: The D latch circuit
5 D latch
We call the equations of the D latch any of the next equivalent statements{
Q(t− 0) ·Q(t) = Q(t− 0) ·D(t) · C(t)
Q(t− 0) ·Q(t) = Q(t− 0) ·D(t) · C(t) (5.1)
and respectively
C(t)·(Q(t)·D(t)∪Q(t)·D(t))∪C(t)·(Q(t− 0)·Q(t)∪Q(t−0)·Q(t)) = 1 (5.2)
D,C,Q are signals: the data input D, the clock input C and the state Q. On
one hand, from (5.1) it is seen the satisfaction of the admissibility condition
of the inputs. And on the other hand (5.1), (5.2) result from the equations
of the clocked RS latch (4.1), (4.2) where R = S · C and we have used the
traditional notation D for the data input, instead of S. When C(t) = 1, the
D latch makes Q(t) = D(t) and when C(t) = 0, Q is constant.
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Figure 10: The symbol of the D latch
Figure 11: The edge triggered RS flip-flop circuit
6 Edge triggered RS flip-flop
Any of the equivalent statements
P (t− 0) · P (t) = P (t− 0) · S(t) · C(t)
P (t− 0) · P (t) = P (t− 0) ·R(t) · C(t)
R(t) · S(t) · C(t) = 1
Q(t− 0) ·Q(t) = Q(t− 0) · P (t) · C(t)
Q(t− 0) ·Q(t) = Q(t− 0) · P (t) · C(t)
(6.1)
and respectively
C(t) · (Q(t− 0) ·Q(t) ∪Q(t− 0) ·Q(t)) · (P (t) ·R(t) · S(t)∪
∪ P (t) ·R(t) · S(t) ∪ (P (t− 0) · P (t) ∪ P (t− 0) · P (t)) ·R(t) · S(t))∪ (6.2)
∪C(t) · (Q(t) · P (t− 0) · P (t) ∪Q(t) · P (t− 0) · P (t)) = 1
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Figure 12: The symbol of the edge triggered RS flip-flop
Figure 13: The D flip-flop circuit
is called the equation of the edge triggered RS flip-flop. R, S,C, P,Q are
signals: the reset input R, the set input S, the clock input C, the next state
P and the state Q. In (6.1), (6.2) the signals R, S,C, P and P,C,Q satisfy
the equations of a clocked RS latch and of a D latch and (6.2) represents the
term by term product of (4.2) with (5.2) written with these variables. The
two latches are called master and slave. The name of edge triggered RS flip-
flop refers to the fact that Q(t) is constant at all time instances except C(t−
0) ·C(t) = 1, when Q(t) = P (t− 0) =
{
1, if R(t− 0) = 0, S(t− 0) = 1
0, if R(t− 0) = 1, S(t− 0) = 0 ,
this is the so called ’falling edge’ of the clock input.
7 D flip-flop
We call the equations of the D flip-flop any of the next equivalent conditions:
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Figure 14: The symbol of the D flip-flop
P (t− 0) · P (t) = P (t− 0) ·D(t) · C(t)
P (t− 0) · P (t) = P (t− 0) ·D(t) · C(t)
Q(t− 0) ·Q(t) = Q(t− 0) · P (t) · C(t)
Q(t− 0) ·Q(t) = Q(t− 0) · P (t) · C(t)
(7.1)
and respectively
C(t) · (Q(t− 0) ·Q(t) ∪Q(t− 0) ·Q(t)) · (P (t) ·D(t) ∪ P (t) ·D(t))∪ (7.2)
∪C(t) · (Q(t) · P (t− 0) · P (t) ∪Q(t) · P (t− 0) · P (t)) = 1
D,C, P,Q are signals, called: the data input D, the clock input C, the next
state P and the state Q. We observe that the equations of the D flip-flop
represent the special case of edge triggered RS flip-flop when R = S · C and
S was noted with D. The D flip-flop has the state Q constant except for the
time instants when C(t− 0) · C(t) = 1; then Q(t) = D(t− 0).
8 JK flip-flop
The equivalent statements:
P (t− 0) · P (t) = P (t− 0) · J(t) ·Q(t) · C(t)
P (t− 0) · P (t) = P (t− 0) ·K(t) ·Q(t) · C(t)
Q(t− 0) ·Q(t) = Q(t− 0) · P (t) · C(t)
Q(t− 0) ·Q(t) = Q(t− 0) · P (t) · C(t)
(8.1)
and
C(t) · (Q(t− 0) ·Q(t)∪Q(t− 0) ·Q(t)) · (P (t) ·J(t) ·Q(t)∪P (t) ·K(t) ·Q(t)∪
∪(P (t− 0)·P (t)∪P (t−0)·P (t))·(J(t)·K(t)∪J(t)·Q(t)∪K(t)·Q(t)))∪ (8.2)
∪C(t) · (Q(t) · P (t− 0) · P (t) ∪Q(t) · P (t− 0) · P (t)) = 1
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Figure 15: The JK flip-flop circuit
Figure 16: The symbol of the JK flip-flop
are called the equations of the JK flip-flop. J,K,C, P,Q are signals: the J
input, the K input, the clock input C, the next state P and the state Q. The
first two equations of (8.1) (modeling the master latch) coincide with the
first two equations of the edge triggered RS flip-flop where S(t) = J(t) ·Q(t),
R(t) = K(t) · Q(t) and the last two equations of (8.1) (modeling the slave
latch) coincide with the last two equations of the edge triggered RS flip-flop.
We observe that the conditions of admissibility of the inputs of the master
and of the slave latch are fulfilled. To be compared (8.2) and (6.2). The JK
flip-flop is similar with the edge triggered flip-flop, for example Q changes
value only when C(t− 0) · C(t) = 1. Let C(t) = 1; because Q(t) = Q(t− 0)
i.e. Q is constant, in the reunion
P (t) · J(t) ·Q(t) ∪ P (t) ·K(t) ·Q(t)∪
∪(P (t− 0) · P (t) ∪ P (t− 0) · P (t)) · (J(t) ·K(t) ∪ J(t) ·Q(t) ∪K(t) ·Q(t))
13
Figure 17: The T flip-flop circuit
only one of P (t)·J(t)·Q(t), P (t)·K(t)·Q(t) can be 1, thus P changes value at
most once and this was not the case at the edge triggered RS flip-flop. Let’s
make now in the equations of the D flip-flop D(t) = J(t) ·Q(t)∪K(t) ·Q(t).
We get
C(t) · (Q(t− 0) ·Q(t)∪Q(t− 0) ·Q(t)) · (P (t) ·J(t) ·Q(t)∪P (t) ·K(t) ·Q(t)∪
∪ P (t) · J(t) ·Q(t) ∪ P (t) ·K(t) ·Q(t))∪ (8.3)
∪C(t) · (Q(t) · P (t− 0) · P (t) ∪Q(t) · P (t− 0) · P (t)) = 1
Equations (8.2) and (8.3) have similarities and sometimes the equation of
the JK flip-flop is considered to be (8.3).
9 T flip-flop
The next equivalent statements:
P (t− 0) · P (t) = P (t− 0) ·Q(t) · C(t)
P (t− 0) · P (t) = P (t− 0) ·Q(t) · C(t)
Q(t− 0) ·Q(t) = Q(t− 0) · P (t) · C(t)
Q(t− 0) ·Q(t) = Q(t− 0) · P (t) · C(t)
(9.1)
respectively
C(t) · (Q(t− 0) ·Q(t) · P (t) ∪Q(t− 0) ·Q(t) · P (t))∪ (9.2)
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Figure 18: The symbol of the T flip-flop
∪C(t) · (Q(t) · P (t− 0) · P (t) ∪Q(t) · P (t− 0) · P (t)) = 1
are called the equations of the T flip-flop. C,P,Q are signals: the clock
input, the next state and the state. The conditions of admissibility of the
inputs are fulfilled for the first two and for the last two equations from (9.1)
(the master and the slave latch). At each falling edge C(t− 0) · C(t) = 1 of
the clock input, the state Q of the T flip-flop toggles to its complementary
value, otherwise it is constant. The equations of the T flip-flop represent
the next special cases: in the equations of the edge triggered RS flip-flop,
S(t) = Q(t), R(t) = Q(t); in the equations of the D flip-flop D(t) = Q(t); in
the equations of the JK flip-flop (any of (9.2), (9.3)) J(t) = 1, K(t) = 1.
10 Conclusions
Digital electrical engineering is a non-formalized theory, where the latches
are fundamental circuits. In our work we have given the general form of
the equations that model the ideal latches, together with the theorem that
characterizes the existence and the uniqueness of the solution. Furthermore,
we have shown the manner in which this system of equations is particularized
in the case of the most well known latches and flip-flops.
The bibliography dedicated to the latches is rich and descriptive (non-
formalized). We have indicated at the references a source of inspiration that
has created some order in our thoughts.
A possibility of continuing the present ideas is that of considering models
of inertial latches, for example we can replace (1.1) with
x(t− 0) · x(t) = x(t− 0) · ⋂
ξ∈[t−d,t)
u(ξ)
x(t− 0) · x(t) = x(t− 0) · ⋂
ξ∈[t−d,t)
v(ξ)⋂
ξ∈[t−d,t)
u(ξ) · ⋂
ξ∈[t−d,t)
v(ξ) = 0
15
where d > 0. We remark that this model replaces u (v) with
⋂
ξ∈[t−d,t)
u(ξ)
(with
⋂
ξ∈[t−d,t)
v(ξ)) meaning that the 1 value of u (of v) continues to produce
the switch of x from 0 to 1 (from 1 to 0), but this happens only if it is
persistent, i.e. if it lasts at least d time units.
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